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The evolution in the surface morphology of epitaxial graphene films and 6H-SiC(0001) substrates
is studied by electron channeling contrast imaging. Whereas film thickness is determined by growth
temperature only, increasing growth times at constant temperature affect both internal stress and
film morphology. Annealing times in excess of 8-10 minutes lead to an increase in the mean square
roughness of SiC step edges to which graphene films are pinned, resulting in compressively stressed
films at room temperature. Shorter annealing times produce minimal changes in the morphology of
the terrace edges and result in nearly stress-free films upon cooling to room temperature.
PACS numbers: 81.05.Uw, 65.40.De, 68.37.Hk, 78.67.-n, 78.30.-j
The remarkable electronic properties of graphene have
shown promise for use in high performance electronic de-
vices [1]. However, large area fabrication processes for
graphene devices have not yet been developed. Epi-
taxial graphene, which shares key electronic properties
of free-standing graphene, has emerged as an attrac-
tive alternative to the layer-by-layer exfoliation process
[2, 3, 4, 5, 6, 7], because of its potential for scalability
and for integration with Si-based electronics. Epitaxial
graphene layers were shown recently to display blueshifts
in the frequencies of their optical phonons at room tem-
perature [8, 9], which are indicative of the presence of
lattice strain in the epilayer. This strain is explained by
the large difference in the thermal expansion coefficients
of graphene and SiC which is nearly constant from the
synthesis to room temperature [8, 9].
Strained heterostructures have received a significant
amount of interest in the past because of the wide rang-
ing implications of strain, from the ability to engineer
bandgaps in silicon-based materials for electronic device
fabrication [10] to the constraints it poses on the growth
of defect-free heterostructrures [11]. It is therefore of
interest to investigate some of the consequences of the
presence of strain on epitaxial graphene film properties
and on epilayer quality. It is known that the amount of
residual strain at room temperature in epitaxial graphene
is tunable by adjusting the annealing time [8]. In this
paper we investigate the evolution in the morphology of
graphene domains pinned at SiC terrace edges with in-
creased annealing time. An increase in the step edge
mean square roughness is observed with annealing time.
The evolution in step morphology is proposed as a mech-
anism for the relief of structural strain in the graphene
epilayer, which is, in turn, controlled by the annealing
time.
Graphene epilayers were produced by thermal anneal-
ing the Si-face of 6H-SiC single crystals with (0001) ori-
entation (CREE Research, Inc.). 6H-SiC samples were
first prepared ex vacuo by high temperature annealings
in hydrogen athmosphere to obtain a regularly stepped
surface, as described elsewhere [8]. The stepped sur-
face is necessary to monitor the morphological evolu-
tion of epitaxial graphene as it grows off SiC terrace
edges [12]. The resulting SiC surface was character-
ized by a sharp (3 × 3) low-energy electron diffraction
(LEED) pattern. Graphene layers were grown by anneal-
ing the SiC substrate in ultrahigh vacuum (UHV) for var-
ied times (ranging from 1 to 30 minutes); subsequently,
the substrate was cooled down to room temperature at
the rate of ≤ 1 Ks−1. The same growth temperature
TG = 1250± 20◦C was used, in order to obtain the same
number of graphene epilayers [2, 6]. The film thickness
was measured after the annealing by monitoring the C:Si
Auger electron spectroscopy (AES) ratio [6]. In all data
presented here on the graphitized substrate, the C:Si ra-
tio was 7±1, corresponding to 1.0±0.2 monolayer (ML).
At room temperature, the resulting graphene layers pos-
sess a threefold symmetric LEED pattern superimposed
on the (6
√
3×6
√
3)R30◦ pattern of the SiC surface recon-
struction [2, 13]. Surface morphology was monitored with
electron channeling contrast imaging (ECCI), through a
low-voltage scanning electron microscope (NovelX My-
SEM), operating at 1kV in topographic mode. The abil-
ity to directly image atomic terrace edges with ECCI has
been demonstrated recently for crystalline SiC surfaces
[14].
Figure 1(a) shows ECCI images of the SiC surface af-
ter the high temperature annealing in hydrogen ambi-
ent, but before the high temperature graphitization in
(UHV). Two sets of terrace edges are visible: major step
bunches spaced about 1.1 µm, and subterraces spaced
about 200 nm. The major terraces are 0.8 nm thick
(measured by atomic force microscopy), corresponding
to 3 SiC bilayer, in agreement with previous studies [12].
Terrace edges of the step bunches in the clean surface ap-
pear smooth and the subterraces can be clearly resolved.
Scanning electron micrographs of 1 ML graphene grown
in UHV for different annealing times at TG = 1250
◦C are
shown in Figs. 1(b)-(e). With increased annealing time,
the major terrace edges become visibly rougher, while
2FIG. 1: Electron channeling contrast images of 1 ML epitaxial graphene layers synthesized at different annealing times: (a)
clean SiC surface (0 min); (b) 1 min; (c) 2 min; (d) 4 min; (e) 8 min; (f) 30 min. Scale bar: 1 µm.
the subterraces are much less clearly resolved. The edge
roughening becomes increasingly more evident for longer
annealing times. To quantify this effect, the mean square
roughness of the step bunches as a function of annealing
time was measured. Several terrace edges of an individ-
ual sample were traced using plot digitizing software at
a sampling rate of about 17 nm/step (inset in Fig. 2).
The trace was then fit against a 9th order polynomial,
which provides the baseline fit y0(t). The resulting base-
line was then used to extract the average mean square
(MS) deviation from the baseline y0(t). The average MS
deviation was found to be proportional to the edge length
L. Thus, for each terrace edge, the average MS deviation
was normalized by L. Finally, the edge roughness Redge
was defined as the difference in the normalized MS de-
viation of any graphitized terrace edge with that of the
initial ungraphitized surface (so that Redge for the initial
surface is zero). The evolution in Redge with annealing
time is shown in Fig. 2.
A sharp increase in step edge roughness occurs dur-
ing the first 8-10 minutes of annealing, when Redge rises
to about 15 nm2/µm. For longer annealing times the
edge roughness increases more gradually to a maximum
of about 20 nm2/µm. In addition to edge roughening,
the SiC subterraces become increasingly rougher and fi-
nally appear to aggregate into large patches (Fig. 1(d)-
(f)). It has been shown recently that graphene layers are
formed by decomposition of the
√
3 terraces [12]. This
process develops until much of the higher SiC step edge
is consumed to form a graphene layer on the lower ter-
race. It is very likely that the variation in the terrace
edge morphology oberved here is related to the local dis-
solution of the SiC steps and the formation of graphene
layers. However, such variation at constant growth tem-
perature, does not appear to alter the surface coverage
considerably (±0.2 ML, based on AES).
With increased annealing times, a similar trend of edge
roughness is observed in the evolution in the 2D Raman
line (Fig. 2), which indicates an increase in the strain
of the graphene epilayer measured at room temperature.
Uniform compressive strain in epitaxial graphene origi-
nates in the large difference between the coefficients of
linear thermal expansion of SiC and graphene [8], and in
the fact that graphene expands upon cooling [15], while
SiC contracts. The difference ∆α(T ) in the coefficients
of thermal expansion is nearly constant between room
temperature (RT) and the graphene synthesis tempera-
ture, TG ≈ 1250◦C. A higher compressive stress at room
temperature results from a lower stress film at the tem-
perature of growth (TG), while a nearly stress free film at
room temperature indicates that the film existed under
high tensile stress at TG. Within experimental accuracy,
3FIG. 2: The edge roughness Redge (defined as the difference in
the normalized average mean square deviation of any graphi-
tized terrace edge with that of the initial ungraphitized sur-
face) and the 2D Raman shift line [8] are shown as function
of annealing time. Several profiles of terrace edges are ex-
tracted from SEM images of samples prepared with the same
annealing time and temperature. Each profile (black curve
on the SEM image of a sample annealed for 8 minutes) is fit
with a 9th order polinomial to obtain an edge baseline. The
normalized average mean square deviation (and thus the edge
roughness Redge) is extracted from the baseline.
the strain measured at room temperature might well van-
ish for very short annealing times. In contrast, for long
annealing times, assuming that the graphene layer is in
mechanical equilibrium with the substrate at the temper-
ature of growth, a compressive strain in the room tem-
perature film of 0.8% is calculated, which is in agreement
with recent measurements [8, 9]. This analysis suggests
that mechanical equilibrium with the 6-
√
3 SiC substrate
at TG is indeed achieved for annealing times longer than
10 minutes, while for shorter annealing times (∼5 min-
utes or less), graphene is under high tensile strain at TG.
The strain relaxation at TG, implied by the Raman
data, provides a likely explanation for the changes in mor-
phology observed by ECCI. Accordingly, for long enough
annealing time, tensile strain developed at TG is relieved
by the break up of the pinned graphene layer on the
SiC subterraces into a patchy film, as observed. These
changes in morphology must be accompanied by roughen-
ing of the step edges to which graphene films are pinned.
Such increase in roughness does not induce a significant
change in surface coverage (±0.2 ML). For shorter an-
nealing times, surface relaxation does not take place,
leaving the SiC terraces morphologically unchanged.
In summary, the evolution in the surface morphology
of epitaxial graphene films and of the underlying (0001)
6H-SiC substrate was studied by ECCI and explained
in terms of the changes in structural strain during the
synthesis of epitaxial graphene. It is found that long
annealing times produce layers in equilibrium at growth
temperature (and thus under highly compressive strain
at room temperature); stress relief at the growth tem-
perature is obtained through the development of large
step roughness (as high as 20 nm2/µm) and film discon-
tinuity. Shorter annealing times produce highly tensile
films at growth temperature, resulting in almost stress-
free films at room temperature as well as minimal change
in surface morphology. Thus the ability to control strain
in epitaxial graphene, by tuning of the annealing times,
is tied with the ability to control the film morphology.
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